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Modelling of Solution Processed Indium Arsenide Nanowire
Microwave Switches
Abstract—This paper presents the modelling of a coplanar-
waveguide bottom-gated FET switch using indium-arsenide
nanowires. The nanowires have been included on the switch
using dielectrophoresis, which is a solution processable
technique. This is a necessary first step towards developing
a fully printable switch on a flexible substrate, for low cost
microwave devices, built using additive manufacturing methods.
The measured S-parameters show the switching capabilities of
the device with an insertion loss of 9 dB, when the switch is
open (gate voltage ≥ 60 V). The development of a distributed
circuit model that matches the measured data is described,
alongside the calculated network parameters used to represent
the coplanar-waveguide and the nanowires. The model fits the
measured results within 8%, making it suitable for inclusion in
a CAD based circuit simulator.
Index Terms—coplanar-waveguide, on-wafer measurements,
nanowires, microwave switches.
I. INTRODUCTION
Newly emerging technologies, such as the internet of
things (IoT) and the fifth generation (5G) communications
have been proposing numerous applications based on wearable
electronics and flexible substrates. To achieve this, a significant
amount of research has been performed to fabricate various
radio-frequency (RF) and microwave devices using printing
technologies [1]–[3]. Additive manufacturing techniques
offer significant advantages over conventional processing,
permitting rapid mask-less prototyping, generating less
waste, and they are compatible with large-area, light-weight,
environmentally friendly flexible substrates [4], [5].
RF switches have been used widely in phased arrays
and reconfigurable areas of telecommunications systems,
such as phase shifters, tunable filters and tunable antennas.
PIN diodes, field-effect-transistors (FETs) and micro-electro-
mechanical-systems (MEMS) are some of the most commonly
used switching elements [6]. All of these devices are surface
mountable components, which limit the potential for high
density device integration and they introduce compatibility
issues with flexible substrates, as they require rigid substrate
materials for optimised performances [7].
In this paper, the design of a planar microwave FET
switch based on a coplanar-waveguide (CPW) structure and
solution processable nanowires (NWs) is presented. This is a
significant step towards developing a fully printable switch,
as it demonstrates the potential usage of solution processable
NWs. The fabrication process used to create the switch is
described, followed by measured scattering parameters. An
equivalent distributed circuit model of the switch is proposed
and compared with the measurement data.
Fig. 1. Coplanar-waveguide design used for the microwave switch.
The gaps of the CPW (excluding the tapered regions) are bridged
with InAs NWs, forming the channel of a bottom-gated FET switch.
II. DESIGN
The design of the microwave switch is based on a CPW
transmission line structure, as illustrated in Fig. 1. The
dimensions were chosen to maintain a 50-Ω characteristic
impedance across the entire structure. The signal line and
ground lines have a 6-µm and 20-µm width respectively. The
gaps between the centre conductor and grounds have a width
of 2.5 µm, which is smaller than the NWs length (5-10 µm).
These gaps are bridged with indium-arsenide (InAs) NWs.
The conductor metal used was gold (Au) with a 120-nm
thickness on a 500/1.5 µm silion/silicon-dioxide (Si/SiO2)
dielectric substrate. A 30 nm titanium (Ti) layer was used
beneath the Au to enhance adhesion to the substrate. The
NWs are placed just below the conductors, and they form
the channel of a bottom-gated FET switch. Conventional
microwave probes used for the physical access of planar
devices, have dimensions down to 25 µm. This means tapered
lines were required for the transition from the probe pads to
the narrow CPW. The CPW switch, which is defined between
the reference planes, has a 500-µm length, as shown in Fig. 1.
III. FABRICATION
The InAs NWs, 50-nm in diameter, were vertically grown
on an InAs substrate by metal organic vapor phased epi-
taxy (MOVPE) at the temperature of 597 ◦C with a V/III ratio
of 1.6. These conditions were chosen to achieve the wurtzite
crystallographic structure of the InAs NWs [8]. The substrate
with the grown NWs, was sonicated in anisole to detach
Fig. 2. Cross-section schematic of the InAs nanowire FET CPW
switch.
them and form the functional InAs ink. Then, the InAs NWs
were collected at the metal electrodes of interest by means of
dielectrophoresis (DEP) [9]. The metal parts of the structure
were fabricated by photolithography, electron-beam evapo-
ration and lift-off techniques, including the aluminium (Al)
electrodes for DEP and the Ti/Au CPW metallization
that provides full metallic contact to the NWs. Prior to the
evaporation of the Ti/Au metallization, the contact areas of the
NWs were treated with ammonium polysulfide ((NH4)2Sx).
This treatment removes the Al DEP electrodes and sulphur
passivated the InAs surface, removing the native oxide and
therefore reducing the contact resistance and making it
ohmic [10]. The device structure is illustrated in Fig. 2.
IV. MEASUREMENT SET-UP
The set-up used for the measurements of the fabricated
switches is presented in Fig. 3. For the S-parameter measure-
ments, a Keysight N5247A PNA-X was used. The frequency
range of the measurements was set from 5 to 26.5 GHz, and
the input power of the two ports at -10 dBm. An on-wafer
multi-line thru-reflect-line (mTRL) calibration was performed
to move the reference plane of the measurement to the device
(end of the tapered lines) [11]. The standards used for the
calibration were a zero-length thru, an open, and two lines with
lengths of 450 µm and 1350 µm, in order to cover the desired
frequency range. Two-port measurements were performed,
obtaining both the reflection (S11) and transmission (S21)
coefficients of the switch. In order to access the planar devices
an MPI TS-2000 SE (shield environment) probe station and
two MPI Titan 26 GHz ground-signal-ground (GSG) probes
with a 150 µm pitch were used. The shielded environment
of the probe station was purged with nitrogen to avoid the
activation of the InAs NWs from moisture, since it enhances
the trapping of the charge carriers by the surface states. The
measurements were performed at room temperature (25◦C).
To locate devices on the wafer, made with a suitable
number of nanowires and switch characteristics, their direct-
current (DC) measurements were at first obtained using a
Keithley semiconductor parameter analyzer. The source-drain
DC bias was applied to the devices using the internal bias
tee of the PNA-X and through one of the two GSG probes,
whereas the gate DC bias through a DC probe. Then, the
S-parameters were measured at different gate bias (Vg)
Fig. 3. Photograph of the two GSG probes and DC probe used for the
excitation of the device and to provide the gate voltage respectively.
Fig. 4. Measured transmission coefficient of the device, illustrating
its switching capabilities.
voltages (-60 V to +100 V with 20 V steps). The large range
of the Vg is due to the back gating of the switch.
V. RESULTS AND MODELLING
The measured transmission coefficient of the DUT, under
the different gate bias voltages, is shown in Fig. 4. From
the S-parameters the switching capabilities of the device are
attained, with the reflection coefficient increasing up to 18 dB,
and the transmission coefficient decreasing up to 9 dB, when
Vg is increasing, as shown in Fig. 4. The switch is considered
to be closed for Vg ≤ 0 V and open for Vg > 60 V.
To develop an equivalent circuit and to extract the
equivalent circuit parameters, resistance R, inductance L,
capacitance C, and conductance G of the switch, the S-
parameters were first transformed to ABCD parameters for
a transmission line [12]. The calculated results, shown in
Fig. 5, indicate that only the shunt components (G and C) of
the line are affected by the presence of the NWs and only at
positive gate voltages. The negative C at positive Vg implies
the presence of a shunt inductance, and prevents a standard
transmission model from being used.
The analysis of the switch shows that at negative gate
voltages the NWs are inactive and have a very high impedance,
and therefore do not affect the CPW transmission line. To
extract the characteristics of the NWs only, a distributed
transmission model, consisting 10 segments, was implemented
using Keysight’s ADSTM. The number of segments was chosen
in order to match the data appropriately. Firstly, the compo-
nents of the CPW only, were obtained using the S-parameters
Fig. 5. Calculated (a) capacitance and (b) conductance of the switch
obtained from the ABCD parameters.
TABLE I
CIRCUIT MODEL PARAMETERS
Vg(V) Rnw(MΩ/m) Lnw(µH/m) ∆C(pF/m) ∆G(S/m)
20 7.29 381.6 21.1 26.3
40 3.59 191.1 26.1 45.7
60 2.78 149.6 33.9 56.2
80 2.47 133.1 34.3 61.3
100 2.22 121.7 35.8 66.5
at Vg=-60 V and a distributed model was used to match the
data. Fig. 6(a) shows a single segment of the CPW model.
In order to match the measured data of the switch at positive
gate voltages, a new 10 segment distributed model was used,
referred to as switch model, with one of its segments shown
in Fig. 6(b). Table I presents the optimised parameter values
of the switch model, and Fig. 7 shows the agreement between
the two distributed models and the measured data. The two
models match the measured data within an error of 8 %.
The intrinsic characteristics of the nanowires are represented
by a resistive (Rnw) and an inductive (Lnw) component,
whereas there is a noticeable change in the capacitive (∆C)
and conductive (∆G) components of the CPW. The ∆G is
due to an increased current flow through the substrate, caused
by the the current and voltage along the nanofibers, whereas
∆C is due to the misplacement of NWs within the gaps of
the CPW, which were activated under positive Vg .
VI. CONCLUSION
This paper described the implementation of an accurate
model, representing the high-frequency response of a bottom-
gated FET switch consisting solution processable InAs
nanowires. The model of the device shows good agreement
with the measured S-parameters of the switch and enables
the investigation of such materials in further microwave
applications. The design and fabrication of the switch have
also been presented.
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